
LPB-SC MDL-WG インダクタンス考慮設計手法TG FY17 Annual Report

半導体&システム設計技術委員会

インダクタンس考慮設計手法検討TG

- **ゴール(今年度)**
 - インダクタンス考慮の最先端デザインにおける必要性技術レポート
 - JEITA標準化を見据え論文提出を行う予定.
- **実施内容**
 - 文献、過去study調査
 - 現調査不足部分
 - インダクタンスによる影響度(電力/速度)調査
 - 先端デザインを想定
 - 現設計フローでの問題点の明確化
- **活動期間**
 - 2016/7/B → 2017/12/E (去年からの継続)
- **リーダー**
 - ソニー)長谷川
- **メンバー**
 - ルネサス)坂田さん

TG開催と参加人数

- 下記の日程で計6回開催した

#1 4/21 銀座 (リコー)	#2 5/23 海老名 (リコー)	#3 6/15 銀座 (リコー)	#4 7/21 銀座 (リコー)	#5 8/21 銀座 (リコー)	#6 10/27 銀座 (リコー)
3名	2名	3名	3名	3名	3名

インダクタンス考慮設計手法検討TG

- 背景

- LSIの高速化に伴い、クロック幹線等に対するインダクタンス考慮が必要になってきている。近年、これに対応してクロック配線等に特化して自己インダクタンス抽出を標榜するツールも現れている。しかしながら、既報の論文には、オンチップの高速配線には自己インダクタンスの考慮だけでは不十分で、相互インダクタンスの考慮が必要という調査結果が示されている。現在、**オンチップのタイミング検証、およびノイズ解析に供するパワーモデリングにおいては一般に相互インダクタンス成分は考慮されていない。**

- 検討内容

- 既報の論文では、相互インダクタンス考慮有無での遅延およびパワー見積もりの誤差が示されているが、オンチップの配線構造パラメータに関して相互インダクタンスのモデリングが困難、との理由で誤差の予測式を示すには至っていない。インダクタンスTGでは、相互インダクタンスを解析式で表現するモデルを利用し、誤差の予測式を提案。それにより、**自己インダクタンスまでの考慮で閉じるための設計制約、あるいは相互インダクタンスを考慮すべき配線のスクリーニング（選別）手法の標準化**に繋げる。

論文投稿先について

- 投稿先
 - 時期、費用、本投稿目的からELEX + SASIMI投稿が適切と判断
- ELEXとは
 - IEICE **E**lectronics **X**press
 - 電子情報通信学会の電子ジャーナル
 - 対象はエレクトロニクス全般 (査読あり)
- SASIMIとは
 - Workshop on **S**ynthesis **A**nd **S**ystem **I**ntegration of **M**ixed **I**nformation technologies
 - 日本と台湾で開催されている国際学会。
 - システム、協調設計、アナログ関係が主

上程：論文投稿

- ご審議頂きたい内容
 - LPB-SC MDL-WGにおける「インダクタンス考慮設計標準化TG活動」成果をELEXとSASIMI国際学会に論文投稿する。
- 投稿内容
 - LSI設計におけるMutual Inductance考慮の必要性を述べる。
 - Mutual Inductanceを考慮しないと最先端LSI設計において5%程度の遅延値のずれが発生し、既存の設計手法では遅延値保障をすることができます、LSIを動作させられないことを立証、Mutual Inductanceを考慮した設計の標準化の必要性を述べる。
- 投稿目的
 - 人材育成
 - 学会発表経験のないメンバーが本経験をすることで視野を広げ、得られた知見を今後の活動に活かす。
 - プレゼンスの向上
 - 本委員会のプレゼンスを向上し、参加各社を広げやすくする。
 - JEITA活動の意義達成
 - 電子情報技術産業の総合的な発展に資し、わが国経済の発展と文化の興隆に寄与するため。



Copyright© JEITA SD-TC All Rights Reserved 2016

Page15

上程：論文投稿：ELEX + SASIMIを選んだ理由

	ASP-DAC	ICCAD	ELEX	SASIMI	ELEX+SASIMI
概要	国際学会	国際学会	レター誌	国際学会	左記参照
内容	EDA技術、Method全般	EDA技術、Method全般	エレクトロニクス全般	EDA技術、Method全般	左記参照
サイト	韓国	アメリカ(CA)	-	日本(松江)	左記参照
申込締切	7/7	4/17	-	10/26	左記参照
開催	'19/1/M	'18/11/M	いつでも	'18/3/M	左記参照
時期	x : FY18発表になる。	x : FY18発表になる。	○ : いつでもOK	○ : FY17発表可	○ : FY17発表可
費用	○ : 約20万	△ : 約30万	○ : 5万4千円	○ : 約12万	○ : 約18万
人材育成	○	○	△ : 発表ではないため	○	○
プレゼンス	○	○	○	△ : ローカルサイトでの公開のため	○ : レター誌 & 国際学会発表
JEITA活動意義	○	○	○	○	○ : レター誌 & 国際学会発表



・時期と本投稿目的から"ELEX + SASIMI発表"が最適と判断した。



Copyright© JEITA SD-TC All Rights Reserved 2016

Page16







- 発表内容

- 最先端プロセスでのMutual Inductanceの考慮必要性を提案。
- RLC ModelとRLCM Modelを比較し、5%程度の遅延値のずれが発生することを立証
- 物理的条件からのスクリーニング手法を提案し、Mutual Inductanceを考慮したLSIモデリングの標準化の必要性を述べている。


投稿概要



Simulation Model.
Spacing等をparam.として
RLC/RLCMモデルで比較





(a) RLC



(b) RLCM

RLC vs RLCMで波形の比較
Mutualを考慮することで反射が
強く見えている。



Spacingが5x spacing以下
配線幅が5x以上
配線長が100um以上
で顕著にMutual L効果が見える

Mutual Inductance考慮の必要性及びスクリーニング方法の提案を行った

Impact of mutual inductance on timing in nano-scale SoC

Kazuyuki Sakata^{1,a),*}, Takashi Hasegawa^{2,b)}, Kouji Ichikawa^{3,c)}, and Toshiaki Kanamoto^{7,d)}

¹ Renesas Electronics Corp., ² Sony LSI Design, ⁴ DENSO CORPORATION, ⁵ Hiroshima University

⁸ JEITA Semiconductor & System Design Technical Committee

a) kazuyuki.sakata@renesas.com

Abstract: This paper investigates the impact of mutual inductance (M) on interconnect signal delay estimation according to resistance (R), inductance (L), and capacitance (C) in nano-scale system on a chip (SoC), suggesting a method to predict and suppress the impact. The proposed methodology first calculates the difference in delay between RLC and $RLMC$ wire models for a set of parameter variations, then builds response surface functions (RSF) using physical parameters including wire width and spacing. The proposed method contributes to the following actions.

- 1) Describe design rules to avoid mutual inductance effects.
 - 2) Select wires which require $RLMC$ models for delay estimation
 - 3) Correct the estimated delay when using an RLC model.
- As an example, situations to limit the mutual inductance effect is shown as a 14nm technology node.

Keywords: On chip inductance, Mutual, Screening, Delay, Timing analysis, Nano-scale, System on a chip

Classification: Electron devices, Integrated circuits, and systems

References

- [1] K. Banerjee, A. Mehrotra: "Analysis of on-chip inductance effects for distributed RLC interconnects", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21 (2002) 904 (DOI: 10.1109/TCAD.2002.800459).
- [2] T. Sato et al.: "Accurate prediction of the impact of on-chip inductance on interconnect delay using electrical and physical parameter-based RSF", The ASP-DAC Asia and South Pacific Design Automation Conference(2003) 149 (DOI: 10.1109/ASPDAC.2003.1195008)
- [3] A. Roy, J. Xu and M. H. Chowdhury: "Analysis of the Impacts of Signal Slew and Skew on the Behavior of Coupled RLC Interconnects for Different Switching Patterns", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 18, no. 2 (2010) 338 (DOI: 10.1109/TVLSI.2008.2011911).
- [4] D. K. Sharma, B. K. Kaushik and R. K. Sharma: "Effect of Mutual Inductance and Coupling Capacitance on Propagation Delay and Peak Overshoot in Dynamically Switching Inputs", 2010 3rd International Conference on Emerging Trends in Engineering and Technology(2010) 765 (DOI: 10.1109/ICETET.2010.130).

- [5] T.Murgan, A.Garcia-Ortiz, M.Momeni, L.S.Indrusiak, M.Glesner, R.da Luz Reic: "Timing and Power Consumption in High-Speed Very Deep Sub-Micron On-Chip Interconnects," Journal of Integrated Circuits and Systems, vol. 1, no. 4 (2006) 25.
- [6] M. S. Ullah and M. H. Chowdhury: "Analytical Models of High-Speed RLC Interconnect Delay for Complex and Real Poles," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 6(2017) 1831 (DOI: 10.1109/TVLSI.2017.2654921).
- [7] IEEE Standard for Integrated Circuit (IC) Open Library Architecture (OLA)," IEEE Std 1481-2009 (2009) c1-658 (DOI: 10.1109/IEEESTD.2009.5430852)
- [8] T. Sakurai: "Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs," IEEE Transactions on Electron Devices, vol. 40, no. 1 (1993) 118 (DOI: 10.1109/16.249433).
- [9] S. Gohshi: "Realtime Super Resolution for 4K/8K with Nonlinear Signal Processing," SMPTE Motion Imaging Journal, vol. 124, no. 7, (2015) 51 (DOI: 10.5594/j18614).
- [10] P. Clayton: "Inductance: loop and partial," John Wiley & Sons (2011) 145 (DOI: 10.1002/9780470561232).
- [11] G.Zhong and Cheng-Kok Koh: "Exact closed-form formula for partial mutual inductances of rectangular conductors," IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 50, no. 10 (2003) 1349 (DOI: 10.1109/TCSI.2003.817778).
- [12] A. Todoroki, and T. Ishikawa: "Design of experiments for stacking sequence optimizations with genetic algorithm using response surface approximation," Composite Structures 64.3 (2004) 349 (DOI: 10.1016/j.comstruct.2003.09.004).
- [13] D.Singh, G.Khanna, Rajeevan Chandel: "Impact of Width Variation of Global Inductive VLSI Interconnect Line," ICA Special Issue on Electronics, Information and Communication Engineering ICEICE(6) (2011) 1.
- [14] The International Technology Roadmap for Semiconductors (2013 ed) <http://www.itrs2.net/2013-itrs.html>
- [15] Predictive Technology Model (PTM), <http://ptm.asu.edu/>
- [16] T. Kanamoto, et al.: "Structure optimization for timing in nano scale Fin-FET," IEICE Electronics Express, Vol. 12, No. 9 (2015) 20150297 (DOI: 10.1587/elex.12.20150297).
- [17] ANSYS Inc.: Q3D Extractor, <http://www.ansys.com/product/electronics/ansys-q3d-extractor/>

1 Introduction

Impacts of on-chip inductance on signal propagation delay have been discussed [1]-[5] for 1 GHz or higher clock frequencies. The articles [1][2] revealed effects of on-chip self-inductance and then proposed methods for screening interconnects which should be treated as RLC models[6][7], rather than the conventional RC expressions[8]. As for the recent System-on-a-Chip (SoC) applications including 4K/8K HDTV processing[9], processor cores need more speed to complete the required operations. Towards further high clock frequencies, the articles [3][5] pointed out necessity of taking into consideration the inductive coupling effects in timing analysis. In order to reappear the inductive coupling effects, we have to extract the mutual-inductance (M) in addition to the loop self-inductance (L)[10][11]. However, the existing papers have not explicitly suggested screening




Fig. 1. Interconnect structure for screening the mutual inductance effect.

methods of on-chip mutual-inductance effects, which predict physical dimensions of interconnects to require $RLMC$ models.

This paper proposes a method to screen the mutual inductance effects on timing in terms of physical dimensions including wire width, spacing, and distance from the aggressor. It reveals layout pattern dependence of the RLC delay estimation error. Using the proposed method, we can minimize signal delay estimation errors associated with the inductive coupling.

2 Screening method of the impact of mutual inductance on timing

The overall flow consists of the following two steps.

1. Estimation of difference in signal propagation delay between wire models with and without mutual inductance (M).
2. Generation of RSF to predict the delay difference between $RLMC$ and RLC models using physical dimension for mutual inductance impact evaluation along with precise timing analysis.

2.1 Estimation of difference in signal propagation delays

Three dimensional interconnect structures under test have cross-sectional dimensions including metal and dielectric thickness defined by the wafer process technologies. Conversely, horizontal dimensions such as width, spacing, and length of wires can be managed by designers. The horizontal dimension parameters are treated as variables. Figure 1 shows the interconnect structure. We assume regular meshes of ground grids that provides the return current. Here, all neighbors are considered as candidates of the current return path during RLC extraction with the lumped self-inductance L . On the other hand, selection of the current return path affects inductive coupling effects between the objective (victim) and the aggressor wires. To avoid excessive pessimism, the substrate plane is treated as the current return path when extracting $RLMC$. The extracted RLC and $RLMC$ form ladders so that the unit length is sufficiently small compared to the wave length derived by the significant frequency f_s [2][5]. It is expressed as the function of the signal rising time t_r and the signal falling time (Eq.(1)). The driver size is determined so that the transition at the receiver becomes t_r and t_f .

$$f_s = \frac{0.35}{t_r(t_f)} \quad (1)$$

Table I. Predictor variables x_i to predict the difference between RLMC and RLC delays.

Variable	Explanation
S_{min}/S	Reciprocal of wire spacing normalized by the minimum.
W/W_{min}	Wire width normalized by the minimum.
l/l_{min}	Wire length normalized by the minimum.
D_{min}/D	Reciprocal of distance from the aggressor norm. by the pitch.

Table II. Interconnect parameter and constant for 14nm node.

Parameter, Constant	Unit	Variation
Relative dielectric constant	-	2.375
Wire sheet resistance	Ω/\square	5.08
Wire thickness t	nm	89
Wire height h	nm	1015.8
Wire spacing S	$S_{min} = 38nm$	$\times 5, \times 10, \times 20, \times 40, \times 80$
Wire width W	$W_{min} = 38nm$	$\times 5, \times 10, \times 20, \times 40, \times 80$
Wire length l	$l_{min} = 10\mu m$	$\times 1, \times 2, \times 4, \times 8, \times 16$
Distance from aggressor D	$Pitch = W + S$	$\times 1, \times 2, \times 3$

2.2 Response surface function generation

After differences between RLC and RLMC delays are estimated for the parameter variation, the screening equations are built using response surface methods (RSM)[12]. We build response surface functions (RSF) expressed as Eq.(2), based on the physical dimension parameters.

$$RSF = f(x_1, x_2, \dots, x_i, \dots, x_n) + \epsilon \quad (2)$$

In Eq.(2), x_i denotes predictor variables which predicts the difference between RLMC and RLC delays, and ϵ expresses residual error in the prediction. In detail, referring the amount of mutual inductance[10][11] as well as the relative ratio of reactance[13], we define the RSF as the fourth order polynomial functions of the predictor variables shown in Table I.

It contributes to estimate impact of the mutual inductance in floor-planning, or physical design phases.

3 Quantitative evaluation of the screening method in a 14nm FinFET process

Based on the parameters in International Technology Roadmap for Semiconductors (ITRS) [14] along with Predictive Technology Model (PTM)[15], the interconnect structure with buffers and receivers for high-performance SoC are defined as shown in TableII.

We apply the proposed method to the 14 nm technology node to evaluate prediction of the mutual inductance effects. Size of the drivers and the receivers is $\times 64$ of the unit size[16] so that t_r and t_f becomes 10ps, where the operating frequency is targeted at 10GHz and the significant frequency f_s is 35GHz. The corresponding wavelength is 3.6mm. According to a preliminary experiment, domain of the




Fig. 2. Simulated signal propagation with and without mutual inductance.

horizontal dimension parameters are decided so that the maximum relative delay difference exceeds 5%. Since the wire length is below a quarter of the wavelength, we apply a FEM based 2.5D field solver[17]. Figure 2 compares RLC and RLMC waveforms when both the victim and the aggressor signals transition in the same direction (even). We separate the opposite transition for these two cases because the mutual inductance effects act reversely for these two cases. Here, the self inductance varies from 0.47nH/mm to 0.96nH/mm, whereas the mutual inductance between the adjacent interconnects varies from 0.11nH/mm to 0.52nH/mm.

Figure 3 shows the RLC delay estimation errors compared to the RLMC delays with the corresponding predictions using the RSFs. The degree of freedom




Fig. 3. Prediction accuracy of the delay estimation without mutual inductance.

adjusted coefficient of determination (R^2) exceeds 0.9, which indicates that the prediction has good fit[12].

Figure 4 depicts wire width and spacing dependence of the mutual inductance effect. The wire length is fixed to 160 μm here. We can read that the impact of the mutual inductance increases with the wire width. It exceeds 5% when the wire width is larger than 35 times of the minimum width. Contrary, wire spacing mitigates the impacts. Even when the wire width is larger than 35 times, we can suppress the impact within 5% by making the wire spacing wider than 20 times of the minimum spacing. Figure 5 shows that the distance from the aggressor wire also reduces the impacts. In terms of length, longer wires result in larger impacts as shown in Fig.




Fig. 4. Impact dependence on wire width and spacing.




Fig. 5. Impact dependence on distance from the aggressor.




Fig. 6. Impact dependence on wire length.

6. In this case, the RLC modeled delay cause 5% or larger errors with 100 μm or longer wires.

4 Conclusion

This paper studied the impact of mutual inductance on interconnect signal delay estimation in a nano-scale system on a chip (SoC), suggesting a method to dimensionally predict and then screen the impact. The proposed methodology first calculates the delay difference between RLC and RLMC wire models for a set of parameter variations, then builds RSFs using dimensional parameters including wire width and spacing. The proposed method helps to avoid mutual inductance effects by pointing out interconnects which require RLMC delay models, as well as to correct the estimated delay using RLC models.

Prediction of the impact of mutual inductance on timing towards nano-scale SoC

Kazuyuki Sakata Takashi Hasegawa Kouji Ichikawa Toshiki Kanamoto

Renesas Electronics Corporation Sony LSI Design DENSO CORPORATION Hiroasaki University
 JEITA Semiconductor JEITA Semiconductor JEITA Semiconductor JEITA Semiconductor
 kazuyuki.sakata.ue@renesas.com takashi.hasegawa@sony.com KOUIJICHIKAWA@denso.co.jp kana@hiroasaki-u.ac.jp

Abstract— This paper suggests a method to predict the impact of mutual inductance (M) on interconnect signal delay estimation according to resistance (R), self-inductance (L), and capacitance (C) in nano-scale system on a chip (SoC). The proposed method first calculates the difference in delay between RLC and $RLMC$ wire models for a set of parameter variations, then builds response surface functions (RSF) using physical parameters including wire width and spacing. The proposed method contributes to describe design rules to avoid mutual inductance effects.



Fig. 1: Interconnect structure for screening the mutual inductance effect.

wire models with and without mutual inductance (M).

B. Generating RSF to predict the delay difference between RLMC and RLC models using physical dimension for mutual inductance impact evaluation along with precise timing analysis.

A. Estimation of difference in signal propagation delays

Three dimensional interconnect structures under test have cross-sectional dimensions including metal and dielectric thickness defined by the wafer process technologies. Conversely, horizontal dimensions such as width, spacing, and length of wires can be managed by designers. The horizontal dimension parameters are treated as variables. Figure 1 shows the interconnect structure. We assume regular meshes of ground grids that provides the return current. Here, all neighbors are considered as candidates of the current return path through RLC extraction with the lumped self-inductance L . On the other hand, selection of the current return path affects inductive coupling effects between the objective (victim) and the aggressor wires. To avoid excessive pessimism, the substrate plane is treated as the current return path when extracting $RLMC$. The extracted RLC and $RLMC$ form ladders so that the unit length is sufficiently small compared to the wave length derived by the significant frequency f_s [2][6]. It is expressed as the function of the signal rising time t_r and the signal falling time (Eq.(1)). The driver size is determined so that the transition at the receiver becomes t_r and t_f .

$$f_s = \frac{0.35}{t_r(t_f)} \quad (1)$$

II. SCREENING METHOD OF THE IMPACT OF MUTUAL INDUCTANCE ON TIMING

The overall flow consists of the following two steps.
 A. Estimating difference in signal propagation delay between

TABLE I
 : Predictor variables x_i to predict the difference between RLMC and RLC delays.

Variable	Explanation
S_{min}/S	Reciprocal of wire spacing normalized by the minimum.
W/W_{min}	Wire width normalized by the minimum.
l/l_{min}	Wire length normalized by the minimum.
D_{min}/D	Reciprocal of distance from the aggressor norm. by the pitch.

TABLE II
 : Interconnect parameter and constant for 14nm node.

Parameter, Constant	Unit	Variation
Relative diel. const.	-	2.375
Wire sheet resistance	Ω/\square	5.08
Wire thickness t	nm	89
Wire height h	nm	1015.8
Wire spacing S	$S_{min} = 190nm$	$\times 1, 2, 4, 8, 16$
Wire width W	$W_{min} = 190nm$	$\times 1, 2, 4, 8, 16$
Wire length l	$l_{min} = 10\mu m$	$\times 1, 2, 4, 8, 16$
Distance from aggressor	$Pitch = W + S$	$\times 1, 2, 3$

B. Response surface function generation

After differences between RLC and RLMC delays are estimated for the parameter variation, the screening equations are built using response surface methods (RSM)[13]. We build response surface functions (RSF) expressed as Eq.(2), based on the physical dimension parameters.

$$RSF = f(x_1, x_2, \dots, x_n) + \epsilon \quad (2)$$

In Eq.(2), x_i denotes predictor variables which predicts the difference between RLMC and RLC delays, and ϵ expresses residual error in the prediction. In detail, referring the amount of mutual inductance[1][12] as well as the relative ratio of reactance[14], we define the RSF as the fourth order polynomial functions of the predictor variables shown in Table I.

It can contribute to estimate the inductance impact in floor-planning, or physical design phases.

III. QUANTITATIVE EVALUATION OF THE SCREENING METHOD IN A 14NM FINFET PROCESS

Based on the parameters in International Technology Roadmap for Semiconductors (ITRS) [15] along with Predictive Technology Model (PTM)[16], the interconnect structure with buffers and receivers for high-performance SoC are defined as shown in TableII.

We apply the proposed method to the 14 nm technology node to evaluate prediction of the mutual inductance effects. Size of the drivers and the receivers is $\times 64$ of the unit size[17] so that t_r and t_f becomes 10ps, where the operating frequency





Fig. 2: Simulated signal propagation with and without mutual inductance.

is targeted at 10GHz and the significant frequency f_s is 35GHz. The corresponding wavelength is 3.6mm. According to a preliminary experiment, domain of the horizontal dimension parameters are decided so that the maximum delay difference exceeds 3%. Since the wire length is below a quarter of the wavelength, we apply a FEM based 2.5D field solver[18]. Figure 2 compares RLC and RLMC waveforms. Figure 3 shows the RLC delay estimation errors compared to the RLMC delays with the corresponding predictions using the RSFs. The degree of freedom adjusted coefficient of determination (R^2) exceeds 0.9, which indicates that the prediction has good fit[13]. Figure 4 shows an impact dependency on distance from the aggressor.

IV. CONCLUSION

This paper suggested a methodology to precisely predict and then screen the impact of mutual inductance on interconnect signal delay estimation in a nano-scale system on a chip (SoC). The proposed methodology first calculates the delay difference between RLC and $RLMC$ wire models for a set of parameter variations, then builds RSFs using physical parameters including wire width and spacing. The proposed methodology can help to define design rules for avoiding mutual inductance effects as well as to point out wires that require $RLMC$ delay calculation.

REFERENCES

[1] K. Banerjee, A. Mehrotra: "Analysis of on-chip inductance effects for distributed RLC interconnects", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21 (2002) pp. 904-915.





Fig. 3: Prediction accuracy of the delay estimation without mutual inductance.





Fig. 4: Predicted impact dependency on distance from the aggressor.

[2] T. Sato et al., "Accurate prediction of the impact of on-chip inductance on interconnect delay using electrical and physical parameter-based RSF", The ASP-ASIC Asia and South Pacific Design Automation Conference, 2003 (2003) pp. 149-155.

[3] A. Roy, J. Xu and M. H. Chowdhury, "Analysis of the Impacts of Signal Slew and Skew on the Behavior of Coupled RLC Interconnects for Different Switching Patterns", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 18, no. 2 (2010) pp. 338-342.

[4] R. Kar, V. Maheshwari, A. Choudhary, A. Singh, A. K. Mal and A. K. Bhattacharjee, "An accurate crosstalk noise estimation method for two simultaneously switched on-chip VLSI distributed RLC global interconnects", 2010 International Conference on Signal and Image Processing, Chennai (2010) pp. 362-367.

[5] D. K. Sharma, B. K. Kaushik and R. K. Sharma, "Effect of Mutual Inductance and Coupling Capacitance on Propagation Delay and Peak Overshoot in Dynamically Switching Inputs", 2010 3rd International Conference on Emerging Trends in Engineering and Technology, Goa(2010) pp.765-769.

[6] T.Murjan, A.Garcia-Ortiz, M.Momeni, L.S.Indrasiak, M.Glesner, R.da Luz Reis, "Timing and Power Consumption in High-Speed Very Deep Sub-Micron On-Chip Interconnects", Journal of Integrated Circuits and Systems, vol. 1, no. 4 (2006) pp.25-36.

[7] M. S. Ullah and M. H. Chowdhury, "Analytical Models of High-Speed RLC Interconnect Delay for Complex and Real Poles", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 6, pp. 1831-1841, June 2017.

[8] 1481-1999 - IEEE Standard for Integrated Circuit (IC) Delay and Power Calculation System.

[9] T. Sakurai, "Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSI", IEEE Transactions on Electron Devices, vol. 40, no. 1, pp. 118-124, Jan 1993.

[10] S. Gohshi, "Realtime Super Resolution for 4K/8K with Nonlinear Signal Processing", SMPTE Motion Imaging Journal, vol. 124, no. 7, pp. 51-56, October 2015.

[11] P. Clayton, "Inductance: loop and partial", John Wiley & Sons, 2011.

[12] G.Zhong and Cheng-Kok Koh, "Exact closed-form formula for partial mutual inductances of rectangular conductors", IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 50, no. 10, pp. 1349-1352, Oct. 2003.

[13] A.Todoroki, and T.Ishikawa, "Design of experiments for stacking sequence optimizations with genetic algorithm using response surface approximation", Composite Structures 64.3 (2004): 349-357.

[14] D.Singh, G.Khanna, Rajeevan Chandel, "Impact of Width Variation of Global Inductive VLSI Interconnect Line. ICA Special Issue on Electronics, Special Issue of International Journal of Computer Applications on Electronics-ICHECE No.6 (2011) pp.1-4.

[15] The International Technology Roadmap for Semiconductors (2013 ed.) <http://www.itrs2.net/2013-itrsm.html>

[16] Predictive Technology Model (PTM), <http://ptm.asu.edu/>

[17] T. Kanamoto, et al., "Structure optimization for timing in nano scale FinFET", IEICE Electronics Express, Vol. 12, No. 9, pp. 20150297, May 2015.

[18] ANSYS Inc. Q3D Extractor. <http://www.ansys.com/products/electronics/ansys-q3d-extractor/>