

A potential application of IBIS to CISPR25 based EMI analysis of DCDC converter

Kazuyuki Sakata, Renesas Electronics Corp.

Koji Ichikawa, DENSO CORP.

Miyoko Goto, Ricoh Corp.

Toshiki Kanamoto, Hirosaki University

Agenda

- Motivation and objective
- Impedance modeling of DCDC converters
- Measurement settings and results
- Simulation results and comparison with measurement
- Discussion
- Summary

Agenda

- Motivation and objective
- Impedance modeling of DCDC converters
- Measurement settings and results
- Simulation results and comparison with measurement
- Discussion
- Summary

Motivation and objective



- EMI simulation of IBIS modeled DCDC converter
- ✓ Study on modeling to comply with CISPR25
- ✓ Initial trial with bare IBIS descriptions
- Simulation results show discrepancies from measurements
- Make discussions on source of errors and solutions

Agenda

- Motivation and objective
- **Impedance modeling of DCDC converters**
- Measurement settings and results
- Simulation results and comparison with measurement
- Discussion
- Summary

DCDC converter impedance measurement

DCDC converter: RICOH RP510L004N-TR-A



IO Pins for impedance measurement


Pin (S-G)	No. (S-G)	Pitch(mm)	Bias voltage (V)	Freq. (Hz)※
PVIN-PGND	PIN2-PIN10	2.65mm±0.3mm	0,0.3,0.6,1,2,3,3.6,4,5,5.5	1k-3G
PVIN-LX	PIN2-PIN11	2.6mm±0.3mm	0,0.3,0.6,1,2,3,3.6,4,5,5.5	1k-3G
LX-PGND	PIN11-PIN10	0.5mm±0.1mm	0,0.3,0.6,1,2,3,3.6,4,5,5.5	1k-3G

※Frequency depends on equipments

cf.) <https://www.e-devices.ricoh.co.jp/en/products/power/dcdc/rp510/rp510-ea.pdf>


Impedance measurement and equivalent circuit

RP510L004N-TR-A_PVIN-LX_pin02-pin11_V400_20190219T155257
RLC4:R0=0.001,L0=3.81938e-10,C0=3.19275e-10,R1=0.238486,R2=9330.4
Rfreq[Hz]:4.56e+08




PVIN-LX impedance

RP510L004N-TR-A_2_LX-PGND_pin11-pin10_V500_20190219T165129
RLC4:R0=0.00129837,L0=5.94311e-10,C0=2.31672e-10,R1=0.28875,R2=56.1262
Rfreq[Hz]:4.21e+08




LX-PGND impedance

RP510L004N-TR-A_PVIN-PGND_pin02-pin10_V400_20190219T153406
RLC4:R0=0.663538,L0=1.86253e-10,C0=1.85708e-10,R1=0.00560028,R2=1.87806e+07
Rfreq[Hz]:8.17e+08



PVIN-PGND impedance

	L(nH)	C(pF)	R(Ω)	Rleak(Ω)
PVIN-PGND	0.19	186	0.66	1.87e7
PVIN-LX	0.38	319	0.24	9339
LX-PGND	0.59	232	0.29	56.12



Series cap.
134pF \rightarrow PVIN-PGND
186p-134p=52pF

Capacitance description in IBIS format

Specify the measured caps as C_comp_pullup, C_comp_pulldown in the IBIS format.


```
[Model]   bbb
Model_type I/O
Polarity   Non-Inverting
Vinl       = .72000000
Vinh       = 2.88000000
Vmeas      = 1.80000000
|C_comp    5.53197e-10 4.65065e-10 7.07186e-10 | CDL
C_comp_pullup 319e-12 NA NA | Measurement
C_comp_pulldown 232e-12 NA NA | Measurement
```

In case that large discrepancy appear in the total capacitance, need to regenerate IBIS model adding supplemental capacitance to the spice netlist.


Agenda

- Motivation and objective
- Impedance modeling of DCDC converters
- **Measurement settings and results**
- Simulation results and comparison with measurement
- Discussion
- Summary

Measurement circuit construction



DUT



Evaluation board

Vout load

- ① Open
- ② 2.2 Ω

Cu plate

Power supply (3.6V)

LISN

LISN


Styrofoam : $t=50\text{mm}$

Substrate

15cm wire


Stabilized power supply,
LISNGND connect to Cu plate

Measurement equipment inside shield




Measured LX waveform

Dead time appears in LX waveform with resistive load




LX rise



Open load
2.2Ω load

LX fall




Agenda

- Motivation and objective
- Impedance modeling of DCDC converters
- Measurement settings and results
- **Simulation results and comparison with measurement**
- Discussion
- Summary


Printed circuit board model

Modeling printed circuit board by electromagnetic analysis




Simulation results vs Measurement

The difference between simulation and actual measurement is very large





Simulation results : Open

Large ringing appear in the simulation results unlike measurements.



Simulation results : Resistive load


Large ringing appear in the simulation results unlike measurements, as well.



Resonance current path


Ringig caused by resonance current path through PVIN,PGND,CIN

Dependence on Rising/Falling Waveform, composite current defined in IBIS




Changing Rising/Falling Waveform, Composite current

Make Ccomp external, Composite Current 0A, and Waveform simple rise/fall, respectively




<pre>[Rising Waveform] R_fixture = 1000000 V_fixture = 0.000 V_fixture_min = 0.000 V_fixture_max = 0.000 time V(typ) V(min) V(max) 0 0 0 0 10e-9 0 0 0 20e-9 3.6 3.2 4.0 40e-9 3.6 3.2 4.0 [Composite Current] time I(typ) I(min) I(max) 0 0 0 0 10e-9 0 0 0 20e-9 0 0 0 40e-9 0 0 0</pre>	<pre>[Falling Waveform] R_fixture = 1000000 V_fixture = 3.6 V_fixture_min = 3.2 V_fixture_max = 4 time V(typ) V(min) V(max) 0 3.6 3.2 4 10e-9 3.6 3.2 4 20e-9 0 0 0 40e-9 0 0 0 [Composite Current] time I(typ) I(min) I(max) 0 0 0 0 10e-9 0 0 0 20e-9 0 0 0 40e-9 0 0 0 </pre>
<pre>[Rising Waveform] R_fixture = 1000000 V_fixture = 3.600 V_fixture_min = 3.200 V_fixture_max = 4.000 time V(typ) V(min) V(max) 0 0 0 0 10e-9 0 0 0 20e-9 3.6 3.2 4.0 40e-9 3.6 3.2 4.0 [Composite Current] time I(typ) I(min) I(max) 0 0 0 0 10e-9 0 0 0 20e-9 0 0 0 40e-9 0 0 0</pre>	<pre>[Falling Waveform] R_fixture = 1000000 V_fixture = 0.000 V_fixture_min = 0.000 V_fixture_max = 0.000 time V(typ) V(min) V(max) 0 3.6 3.2 4 10e-9 3.6 3.2 4 20e-9 0 0 0 40e-9 0 0 0 [Composite Current] time I(typ) I(min) I(max) 0 0 0 0 10e-9 0 0 0 20e-9 0 0 0 40e-9 0 0 0 </pre>

Resistive load: Dependence on Rising/Falling Waveform, Composite current



Confirm if the dead time is transition time of Waveform

Adjust transient time of Falling Waveform to the measurement




Transition time of Waveform becomes the dead time.

Agenda




- Motivation and objective
- Impedance modeling of DCDC converters
- Measurement settings and results
- Simulation results and comparison with measurement
- **Discussion**
- Summary

Discussion: Load current path and resonance current path




Resonance current path

Load current path



Discussion: Cause of the ringing



Agenda

- Motivation and objective
- Impedance modeling of DCDC converters
- Measurement settings and results
- Simulation results and comparison with measurement
- Discussion
- **Summary**

Summary


- Trial to simulate CISPR25 for IBIS described DCDC
- Discrepancies from measurements in high frequency range
- ✓ Possible source of error in the simulation:
Large ringing induced by instantly switching MOS transistors
- Mitigating unrealistic transitions is considered to be a dominant solution.

Possible improvements

- Retrieve Waveform and Composite Current in IBIS by SPICE simulation adjusted the load conditions

cf.) <https://ibis.org/summits/nov08a/chen.pdf>

2EQ/2UK algorithm



$$0 = Ku(t) * Iu(V_{wfm1}(t)) + Ipc(V_{wfm1}(t)) - Kd(t) * Id(V_{wfm1}(t)) - Igc(V_{wfm1}(t)) - Idie(V_{wfm1}(t))$$

$$0 = Ku(t) * Iu(V_{wfm2}(t)) + Ipc(V_{wfm2}(t)) - Kd(t) * Id(V_{wfm2}(t)) - Igc(V_{wfm2}(t)) - Idie(V_{wfm2}(t))$$

- Obtain Rising/Falling Waveform and Composite Current directly from measurement