A further study on the application of IBIS to CISPR25 based EMI analysis of DCDC converter ~Resolving unexpected ringing in the waveform~

Kazuyuki Sakata, Renesas Electronics Corp.

Koji Ichikawa, DENSO CORP.

Miyoko Goto, Ricoh Corp.

Toshiki Kanamoto, Hirosaki University



- Motivation and objective
- Impedance modeling of DCDC converters
- Measurement settings and results
- Simulation results and comparison with measurement
- Study on the discrepancy from the measurement
 - From IBIS model to Spice macro model
 - Improving the Spice macro model
- Summary
- Remaining issues and plans



Motivation and objective

Most power device models are provided as Spice models dedicated to specific circuit simulators

→ Can not freely choose a circuit simulator

Potential limitation by expression of each circuit simulator

If the power device model can be represented with IBIS

→ Can freely choose a circuit simulator

Can improve usability by gaining regularity

Furthermore, if the IBIS model can be derived from measurement

→ Modeling made easier

JEITA IBIS-TG studies IBIS modeling of a power device DCDC converter, targeting to EMI simulation (CISPR25 conducted noise simulation)

In this presentation, we discuss error caused in the IBIS based DCDC noise simulation compared to the measurement, reported at 2019 Asian IBIS Summit (TOKYO, JAPAN)




- Motivation and objective
- Impedance modeling of DCDC converters
- Measurement settings and results
- Simulation results and comparison with measurement
- Study on the discrepancy from the measurement
 - From IBIS model to Spice macro model
 - Improving the Spice macro model
- Summary
- Remaining issues and plans



DCDC converter impedance measurement

DCDC converter: RICOH RP510L004N-TR-A



IO Pins for impedance measurement

Pin(S-G)	No.(S-G)	Pitch(mm)	Bias voltage(V)	Freq.(Hz)※
PVIN-PGND	PIN2-PIN10	2.65mm±0.3mm	0,0.3,0.6,1,2,3,3.6,4,5,5.5	1k-3G
PVIN-LX	PIN2-PIN11	2.6mm±0.3mm	0,0.3,0.6,1,2,3,3.6,4,5,5.5	1k-3G
LX-PGND	PIN11-PIN10	0.5mm±0.1mm	0,0.3,0.6,1,2,3,3.6,4,5,5.5	1k-3G


Equipment used in this report: HP4291A

cf.) https://www.e-devices.ricoh.co.jp/en/products/power/dcdc/rp510/rp510-ea.pdf



Typical Application Circuit

Impedance measurement and equivalent circuit





Capacitance description in IBIS format

Specify the measured caps as C_comp_pullup, C_comp_pulldown in the IBIS format.


In case that large discrepancy appear in the total capacitance, need to regenerate IBIS model adding supplemental capacitance to the Spice netlist.



- Motivation and objective
- Impedance modeling of DCDC converters
- Measurement settings and results
- Simulation results and comparison with measurement
- Study on the discrepancy from the measurement
 - From IBIS model to Spice macro model
 - Improving the Spice macro model
- Summary
- Remaining issues and plans




Measurement circuit construction






Measurement environment and results






Measured LX waveform

Dead time appears in LX waveform with resistive load








Printed circuit board model

Modeling printed circuit board by electromagnetic analysis





- Motivation and objective
- Impedance modeling of DCDC converters
- Measurement settings and results
- Simulation results and comparison with measurement
- Study on the discrepancy from the measurement
 - From IBIS model to Spice macro model
 - Improving the Spice macro model
- Summary
- Remaining issues and plans




PVIN current Simulation results: Open CIN current Large ringing appears in the simulation results unlike measurements. IBIS input □v(u1_u1_lx_group_u1_gnd_group) N □ EQN.xshift(1|LX_cond4,10u+14n-2n) LX (DCDC converter output) Meas Sim □ v(meas_pvin0) N_0000_IBIS_org_R □ EQN.xshift(32|pvin_cond4,10u+14n+ LISN power supply xdcdc.xdcdc.i(vccq) N_0000_IBIS_0 Sim: PVIN current 400m Resonance current Sim: CIN current 2 00m



Simulation results: Resistive load

Large ringing appears in the simulation results unlike measurements, as well




Ringing caused by resonance current path through PVIN,PGND,CIN

PVIN current




CISPR25 (Voltage) PVIN Noise: Open load

The simulation is up to 30db larger than the measured





LX (Output) Voltage: Spice, IBIS vs. Measurement



Even Spice simulation show some ringing waveform After trying to eliminate the ringing, consider the JISSO modeling.

※With pre-layout Spice netlist




- Motivation and objective
- Impedance modeling of DCDC converters
- Measurement settings and results
- Simulation results and comparison with measurement
- Study on the discrepancy from the measurement
 - From IBIS model to Spice macro model
 - Improving the Spice macro model
- Summary
- Remaining issues and plans



From IBIS model to Spice macro-model


IBIS analysis by a circuit simulator is a black box approach. Not suitable for cause analysis. Macro modeling replacing IV tables in IBIS with G element in Spice. Then, white box analysis.





A simple implementation

To simplify, only PVIN inductance is converted from S-parameter




From EM field solver

CIN loop inductance: 0.88nH


CAVIN loop inductance: 2.17nH

Estimating deadtime from measurement (LX voltage)






Simulation result of Spice macro model (Simplified)






Discussion according to macro model (Open load)





Discussion according to macro model (2.2Ω load)





- Motivation and objective
- Impedance modeling of DCDC converters
- Measurement settings and results
- Simulation results and comparison with measurement
- Study on the discrepancy from the measurement
 - From IBIS model to Spice macro model
 - Improving the Spice macro model
- Summary
- Remaining issues and plans



Modified Spice macro model

The actual drivers were divided into

HighSide: Small Medium Large transistors

LowSide: Medium Large transistors


Modified Spice macro model assuming

HighSide: 10%,30%,60%

LowSide: 40%,60%

RCs inserted considering post-layout

Considering post-layout situation distributes the operating timing, and then mitigates the unexpected current.



Divided G-element by drivability, Inserted parasitic RCs




HighSide入力(

Modified Spice macro model results (Simplified)





Modified Spice macro model results (S-parameter)





- Motivation and objective
- Impedance modeling of DCDC converters
- Measurement settings and results
- Simulation results and comparison with measurement
- Study on the discrepancy from the measurement
 - From IBIS model to Spice macro model
 - Improving the Spice macro model
- Summary
- Remaining issues and plans



Summary

- Considering driver subdivisions as well as post-layout timing and slew rate is indispensable to re-create the actual waveform.
- In our experiment, adopting the actual driver subdivisions with the parasitic RC network has mitigated the previously reported unexpected current concentration and ringing in the waveform.



Remaining issue and future work

