P1076 VHDL Analysis and Standards Group (VASG) Issues Screening and Analysis Committee (isac) P1076aVHDL Shared Variables Working Group (svwg) P1076.1 VHDL Analog and Mixed-Signal (vhdl-ams) Working Group P1076.2 VHDL Math Package (math) Working Group P1076.3 VHDL Synthesis Package (vhdlsynth) Working Group P1076.4 Timing (VHDL Initiative Towards ASIC Libraries: vital) Working Group P1076.6 VHDL Synthesis Interoperability (siwg) Working Group Object Oriented VHDL (oovhdl) Study Group VHDL Programming Language Interface (vhdlpli) Task Force P 1364 Verilog Working Group P 1364.1 Verilog Synthesis Subset Working Group P1481 Circuit Delay and Power Calculation (dpc) Working Group P1499 Open Modeling Forum (omf) Working Group P1497 Standard Delay Format (sdf) Working Group P1551 VHDL System and Interface based Design (sid) Working Group (http://www.eda.org/vi/dasc/)
EDA Home Page /